000 00331nam a2200145Ia 4500
008 220709s9999 xx 000 0 und d
082 _a621
_bYAL
100 _aYALAMANCHILI SUDHAKAR
245 0 _aINTRODUCTORY VHDL : FROM SIMULATION TO SYNTHESIS
250 _a1
260 _bPEARSON
300 _a0
942 _cREF
999 _c80726
_d80726