TY  - BOOK
AU  - YALAMANCHILI, SUDHAK
TI  - INTRODUCTORY VHDL : FROM SIMULATION TO SYNTHESIS
U1  - 621.392.392 
CY  - DELHI
KW  -   VHDL
ER  -