Image from Google Jackets

Normal view MARC view ISBD view

RECONFIGURABLE COMPUTING : ACCELERATING COMPUTATION WITH FIELD-PROGRAMMABLE GATE ARRAYS.

By:

GOKHALE, MAYA

Contributor(s):

GRAHAM, PAUL S

Material type:

TextLanguage: ENGLISH Publication details: NETHERLANDS; SPRINGEREdition: 2005Description: 238Subject(s):

RECONFIGURABLE COMPUTING

DDC classification:

621.395.395
GOK

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Home library	Call number	Status	Notes	Barcode
Reference	PCCOE	PCCOE	621.395.395 (Browse shelf(Opens below))	Available	M. TECH. EMBEDDED SYSTEMS AND VLSI ( EANDTC )	PCCOEEC23722

Browsing PCCOE shelves Close shelf browser (Hides shelf browser)

Previous	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	Next
Previous	621.395.395 DIGITAL LOGIC DESIGN PRINCIPLES.	621.395.395 APPLICATIONS AND DESIGN WITH ANALOG INTEGRATED CIRCUITS.	621.395.395 MULTIPHYSICS MODELING USING COMSOL : A FIRST PRINCIPLES APPROACH.	621.395.395 RECONFIGURABLE COMPUTING : ACCELERATING COMPUTATION WITH FIELD-PROGRAMMABLE GATE ARRAYS.	621.395.395 PROGRAMMING LOGIC AND DESIGN COMPREHENSIVE.	621.395.395 PRINCIPLES OF VLSI RTL DESIGN : A PRACTICAL GUIDE.	621.395.395 UNIFIED METHODS FOR VLSI SIMULATION AND TEST GENERATION.	Next

There are no comments on this title.

to post a comment.

Visit counter For Websites